Abstract This paper presents a method for evaluating an upper bound of Siultanmus switching gates in combinational circuits. In this method, the original circuit is partitioned into subcircuits, and the upper bound is approximately computed as the sum of maximum switching gates for all subcicuits. In order to increase the accuracy, we adopted an evaluation function that takes account of both the interconnections among subcircuits and the number of generated subcircuits. Experimental results for ISCAS circuits show that the method efficiently evaluates the upper bounds of switching gates.
Introduction
The concern of power dissipation and device reliability increases in proportion to the level of integation of LSI. The advent of VLSI has led to much recent work on the evaluation of power dissipation and the enhancement of reliability during the design phase.
In the last few years, there were many papers to evaluate the average power dissipation for supporting the lower power design [I] . However, excessive power dissipation in VLSI circuits may reduce the reliability of VLSI chips and peak power dissipation can have a large impact on reliability. Therefore, for high reliability of VLSI , it is essential to evaluate the maximum power dissipation and the analysis for peak power dissipation is more desirable than that for average one. For a CMOS circuit, the power dissipation is mainly due to switching activities charging and discharpg capacitances at the gates in a circuit, so the theme of this paper is on evaluating the maximum number of simulmmus switching gates. Accurately evaluating the exact value of maximum simultaneous switching gates in CMOS circuits involves exhaustively searching for two consecutive binary input vector pairs to induce as many simultaneous switching gates in LSI as possible. We d l this exhaustively searching "exhaustive enumeration".
Unfortunately, the t i m e complexity for this search is o(4" ) ,
where n is the number of primary inputs in the circuit.
Therefore, one of the practical way to solve this problem is to obtain an approximation value which includes a lower bound or an upper bound for maximum number of switching gates, where lower bound means the evaluating value that is smaller than the exact value and upper bound means the evaluating value that is larger than the exact value.
Several effective approaches for evaluating a lower bound of the maximum number of simultaneous switching gates have been proposed until now. They include the partial exhaustive enumeration method [21, the branch-andbound method [31, the method using genetic algorithm (GA) [41, the approach based on max-satisfiabiity via disjoint cover enumeration 151, the maximum power estimation for CMOS circuits using deterministic and statistic approaches [6] and the iterative improvement method [71. However, a lower bound can not assure the maximum, so it is not safe to use lower bound for VLSI reliability. On the contrary, the upper bound assures the maximum To the best of our knowledge, this paper presents a method for computing an upper bound of simultaneous switching gates in combinational circuits for the first time.
In this method, the original circuit is partitioned into subcircuits, and the upper bound is approximately computed as the sum of maximum switching gates for all subcircuits. In order to increase theaccuracy, we adopted an evaluation function that takes account of both the interconnections among subcircuits and the number of generated subcircuits. Experimental results for ISCAS circuits show that the method efficiently evaluates the upper bounds of switching gates. The rest of this paper is organized as follows. Section 2 indicates the origin of our research problem. Some key definitions are given in Section 3. The idea of this method is described in Section 4. We show the procedure in Section 5, and Section 6 is devoted to the description of experimental results. Finally, we conclude the paper with the summary.
2.

Problem Formulation
In this section, we clarify the problem of evaluating the maximum power dissipation in CMOS circuits.
In CMOS circuits, the switching activity of each gate brings most of the power dissipation. as counting the number of simultaneous switching gates x T, (v) . l3g.l shows 3 simultaneous switching gates.
Hereafter, the simultaneous switching gates are abbreviated to "switching gates" If the source of a line in a subcircuit C, is a primary input or a gate outside of c, , line I is a pseudo primary inpuir of subcircuit C, .
M i t i o m about
An example is shown in Fig.2 . After all, they make the value of #~~r l~~~~,
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Pseudo Pnmary Inputs ( PPIS ) for Subcircuit C, subcircuit c, .
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Fig2 Example for cut definition
4.
We present a method for evaluating an upper bound, using the circuit partition. In this section, we present the basic idea, that is, the original circuit Gong is partitioned into subcircuits C, ( i = 1.2. ..., k) so as to make exhaustive enumeration for each subcircuit be possible. In orcler to
Idea for Evalualing Upper Bound
realize this basic idea, we have to consider two problems, (1) computation time and (2) accuracy of upper bound.
Basicldea
We present the basic idea for obtaining an upper bound for the number of switching gates. The original circuit is partitioned into subcircuits C, (I = 1,2,.. , k ) . The maximum number of switching gates for each C, can be calculated by the exhaustive enumeration for PPIS , then, the upper bound for the original circuit is obtained by the sum of those maximum numbers for c, ( I = 1.2,. ., k ) .
Our method ensures that we can obtain the upper bound on maximum number of switching gates. We can use the following inequality to describe our basic idea. 
Interconnections
In Fig.3 , there exist the impossible vector pairs in the exhaustive enumeration, because of the dependence between the interconnections. In other words, the dependence makes the accuracy of upper bound be decreased if we use exhaustive enumeration. In order to increase the accuracy of upper bound, we should decrease the dependence. If the number of interconnections is decreased, the possibility that the depedence happens can be decreased. Therefore, we use simple heuristics in circuit partitioning to make the number of interconnections among subcircuits as small as possible.
0
Number of Subciiuits It is more difficult for gates to switch in the large circuit than the small one. In order to increase the accuracy of upper bound, we have to make the number of gates in each subcircuit be large, that is, the number of subcircuits is small.
In next section, we present a procedure for the circuit partitioning to make not only the number of interconnections among subcircuits but also the number of subcircuits as small as possible.
procedum of Evaluating an Upper Bound
This section presents a procedw for evaluating an upper bound using circuit partition, based on the idea described in Section 4.
procedure
The original Cnrlg is bipartitioned into two circuits c,, and c,, as described in 5.2. If the number of pseudo primary inputs PPIS forc,, or c,, exceeds q for number of PPIS , then c, , or c,, continues to be bipartitioned, that is, recursively using bipartition. Like that, the original circuit is partititoned until the number of PPIS in each subcircuit doesn't exceed q . Then the upper bound for CO,, is obtained by the sum of those maximum numbers for subcircuits c, (( = 1,z ,..., k) .
Here those maximum numbers are computed by the exhaustive enumeration for P PIS.
Bipartition
The accuracy is increased, through (1) making the number of interconneaions among subcircuits CUT,^,,, as well as (2) the number of subcircuits as small as possible as discussed in Section 4.2(2). (1) In order to decrease "CUI;~,, , at each bipartition, we make interconnections be small. (2) In order to the number of subcircuits, i.e., we have to make the number of gates in each subcircuit be large, so we avoid the very small number of pseudo primary inputs PPIs . We avoid the number of P m to be small through balancing the number of PPIs at each bipartition.
Evaluation Function for Bipartition
The circuit c is bipartitioned into c, and c , . Adjusting the first and second terms realize our purpose described in section 4.2 (2). We can describe the evaluation function by the following three points at each bipartition.
(1) The fmt term makes the number of interconnections among subcircuits ' C U~~~( ,~ as small as possible through letting interconnections at each bipartition be small. (2) The second term makes the number of subcircuits be small through balancing PP/S at each bipartiton. (3) The parameter a is predetermined by experiments, so that two terms are made to be as small as possible at the same time.
We devise a procedure of bipartition based on the bipartition procedure in [SI for our purpose, through changing the evaluation function.
Experimental Results
In order to evaluate our method for evaluating the upper bound of switching gates using circuit partition, we did the experiment with the procedure described in Section 5. We used ISCAS'85 benchmark circuits [Y] for our experiment. The machine w i t h pentium 120 MHz were used for our experiment.
Decision of Parameters
The main parameters for evaluating the upper bound contain q anda . We give a constant to q and a is decided by an experiment.
We select q for subcircuits as q = 10, since the exhaustive enumration with q = 10 has at most a million pattems that are acceptable in the computation time.
In order to decide the parameter a , we perform an experiment w i t h the procedure described in Section 5, in ranging a from 00 to I O. Fig.qa, b) shows that the upper bound varies with adjusting parameter a . The lower evaluated number of switching gates means the more accuracy results, since our method evaluates the maximum number of switching gates as an upper bound. The ratios of "diff' to 'gores are IO% and 14% for c2670 and ~5315 respectively. Here, the ''difl" means the difference between the worst and best upper bound and 'gure.~ means the number of gates in the circuit. Fig.S(a) shows the results that are overlapped and normalized firom the results in Hg.4.
The upper bound/AVE varies with djustjng parameter a . Here, AVE denotes the average value of upper bounds for
We can use some value between 0.4 and 0 7 for a since it exists below the average value.
Discussion of Evaluation Function
Section 4.2(2) describes how the accuracy of upper bound to be obtained depends on both the number of interconnections among subcircuits"cuq,, and the number of subcircuits.
In order to increase the accuracy of upper bound to be obtained, our simple heuristics makes '~m~~~~,~ and the number of subcircuits as small as possible. In this section, we verify th~s by the expenmental results.
We perform an experiment in ranging a from 00 to Table. 1 presents the upper bound by this proposed method for ISCAS'85 benchmark circuits. According to &le discussion in section 6.1, we use q = 10 and a = 0.5 for our experiment. To the best of our knowledge, this papr presents a method for evaluating an upper bound of the maximum number of switching gates for the first time. The ratio of ('gates -upper bound) to 'gates is y . Table. 1 also shows that y has the 15% average value.
Results of Upper Bound
Maximum power evaluation for ensuring reliability has been done by the experience of designers until now.
Our proposed method gives the safe and concrete evaluatim for the maximum number of switching gates to each different circuit.
Conclusion
For the reliability for maximum power dissipation, evaluation of the maximum number of switching gates is essential. This paper presents a novel method for evaluating an upper bound, using a circuit partition method. The original circuit is partitioned into subcircuits under the constraints for numbers of pseudo primary inputspprs , so that the maximum number of switching gates for every subcircuit can be calculated by the exhaustive enumeration in reasonable time. Then, the upper bound for the original circuit is calculated by the sum of maximum number for every subcircuit. In order to increase the accuracy of upper bound to be obtained, our simple heuristics makes bterconnections among subcircuits 'CUT,,, and the number of subcircuits as small as possible through adjusting the parametera for the evaluation function. We get tha~. y has the 15% average value. Maximum power evaluation for ensuring reliability has been done by the experience of designers until now. Our proposed method gives the safe and concrete evaluation for the maximum number of switctung gates to each Werent circuit.
